



## MADE EASY

India's Best Institute for IES, GATE & PSUs

Test Centres: Delhi, Hyderabad, Bhopal, Jaipur, Pune, Kolkata

# **ESE 2025 : Prelims Exam** CLASSROOM TEST SERIES

## E & T ENGINEERING


Test 2

Section A: Network TheorySection B: Digital Circuits

1.	(c)	16.	(c)	31.	(d)	46.	(d)	61.	(d)
2.	(b)	17.	(d)	32.	(a)	47.	(b)	62.	(c)
3.	(d)	18.	(d)	33.	(c)	48.	(b)	63.	(a)
4.	(b)	19.	(b)	34.	(d)	49.	(a)	64.	(a)
5.	(c)	20.	(d)	35.	(a)	50.	(b)	65.	(a)
6.	(d)	21.	(b)	36.	(b)	51.	(c)	66.	(a)
7.	(c)	22.	(b)	37.	(a)	52.	(d)	67.	(c)
8.	(c)	23.	(d)	38.	(a)	53.	(a)	68.	(a)
9.	(d)	24.	(d)	39.	(d)	54.	(c)	69.	(c)
10.	(d)	25.	(d)	40.	(d)	55.	(d)	70.	(b)
11.	(a)	26.	(b)	41.	(a)	56.	(b)	71.	(a)
12.	(c)	27.	(c)	42.	(d)	57.	(d)	72.	(d)
13.	(c)	28.	(c)	43.	(a)	58.	(d)	73.	(d)
14.	(c)	29.	(d)	44.	(d)	59.	(b)	74.	(b)
15.	(b)	30.	(b)	45.	(b)	60.	(c)	75.	(a)

## Section A: Network Theory

## 1. (c)



Apply KCL at node B,

$$\frac{v_x}{2} + \frac{v_x}{4} + 3 = 0$$

$$v_x \left(\frac{1}{2} + \frac{1}{4}\right) = -3$$

$$v_x = -4 \text{ V}$$

 $\Rightarrow$ 

Apply KCL at node A,

$$-i_x - 3 - \frac{v_x}{4} + I = 0$$

$$I = i_x + 3 + \frac{v_x}{4} = i_x + 3 + \frac{(-4)}{4} = i_x + 2$$
 ...(i)

Apply KVL around the outer loop,

$$-50 + 10i_{x} + 5I + 4i_{x} = 0$$

$$5I = 50 - 14i_{x}$$

$$I = \frac{50 - 14i_{x}}{5} \qquad ....(ii)$$

On equating equations (i) and (ii),


$$i_x + 2 = \frac{50 - 14i_x}{5}$$

$$5i_x + 10 = 50 - 14i_x$$

$$i_x = \frac{40}{19} = 2.105 \text{ A}$$

2. (b)

 $\Rightarrow$ 





Here,  $V_1$  and  $V_2$  are two node voltages.

The current through 2  $\Omega$  resistor

$$= 5 + 10 = 15 A$$

:. The voltage,  $V_0 = -2 \times (5 + 10) = -2 \times (15) = -30 \text{ V}$ Apply KCL at node  $V_1$ ,

$$-3V_0 + \frac{V_1}{10} + 5 + \frac{V_1 - V_2}{4} = 0$$

$$V_1 \left(\frac{1}{10} + \frac{1}{4}\right) - \frac{V_2}{4} = -5 + (3 \times -30)$$

$$0.35V_1 - 0.25V_2 = -95 \qquad \dots(i)$$

Apply KCL at node  $V_2$ ,


$$\begin{split} \frac{V_2 - V_1}{4} + \frac{V_2}{5} + \frac{V_0}{2} &= 0 \\ \frac{-V_1}{4} + V_2 \left(\frac{1}{4} + \frac{1}{5}\right) &= \frac{30}{2} \\ -0.25 \ V_1 + 0.45 V_2 &= 15 \end{split} \qquad ...(ii)$$

Equations (i) and (ii) can be expressed in the matrix form as


$$\begin{bmatrix} 0.35 & -0.25 \\ -0.25 & 0.45 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} -95 \\ 15 \end{bmatrix}$$

#### 3. (d)

Convert the internal star connected inductances to an equivalent delta network,



The circuit can be further simplified as below,



4. (b)

$$C = 100 \mu\text{F} = 100 \times 10^{-6} \text{ F}$$
  
 $W = 5 \text{ mJ} = 5 \times 10^{-3} \text{ J}$   
 $I = 0.5 \text{ A}$ 

The energy stored in the capacitance is given by

$$W = \frac{Q^2}{2C}$$
$$Q = \sqrt{2CW}$$

The charge,

$$= \sqrt{2 \times 100 \times 10^{-6} \times 5 \times 10^{-3}}$$
$$= \sqrt{10^{-6}} = 10^{-3}$$

$$=\sqrt{10}$$

$$Q = 10^{-3}$$
 coulomb

The time to charge the capacitor upto this level by the charging current is,

$$t = \frac{Q}{I} = \frac{10^{-3}}{0.5} = 2 \times 10^{-3}$$
  
t = 2 msec

 $\Rightarrow$ 

*:*.

5. (c)

Whenever an ideal voltage source and ideal current source are connected in series, the current through the combination would be same as the current source. Hence, it will behave like an ideal current source alone and if they are connected in parallel, it will behave like an ideal voltage source alone.

6. (d)

Given, 
$$V_1 = 100(1+j) \text{ V} = 100 \times \sqrt{2} \angle 45^{\circ} \text{ V}$$

The current,  $I = \frac{V_1 + V_2}{[10 \parallel j 10]}$ 

$$\Rightarrow I = \frac{100(1+j) + 100(1-j)}{\left[\frac{10 \times j 10}{10 + j 10}\right]}$$

$$\Rightarrow I = \frac{200(10+j10)}{(100j)} = \frac{2 \times 10(1+j)}{j}$$

$$\Rightarrow I = \frac{20\sqrt{2} \angle 45^{\circ}}{\angle 90^{\circ}}$$

$$\Rightarrow I = 20\sqrt{2} \angle -45^{\circ} \text{ A}$$

Phase angle of the current I with respect to the voltage  $V_1$  is

## 7. (c)

For parallel circuit,

MADE EASY

where, 
$$Y = G + j(B_C - B_L)$$

$$G = \frac{1}{R}, B_L = \frac{1}{X_L}, B_C = \frac{1}{X_C}$$

$$\Rightarrow Y = \frac{1}{2} + j\left(\frac{1}{10}\right) - j\left(\frac{1}{5}\right)$$

$$= 0.5 + j(0.1 - 0.2)$$

$$= (0.5 - j0.1) \text{ mho}$$

#### 8. (c)

Given, 
$$\overline{V} = 150 \angle 30^{\circ} \text{ V}$$

$$\overline{I} = 2 \angle -15^{\circ} \text{ A}$$

$$f = 50 \text{ Hz}$$

$$\overline{Z} = \frac{\overline{V}}{\overline{I}} = \frac{150 \angle 30^{\circ}}{2 \angle -15^{\circ}} = 75 \angle 45^{\circ} \Omega$$

$$\Rightarrow \qquad \text{Power factor angle, } \phi = 45^{\circ}$$

$$\text{Power loss, } P = VI \cos \phi$$

$$= 150 \times 2 \times \cos 45^{\circ}$$

$$= 150 \times 2 \times \frac{1}{\sqrt{2}}$$

$$= 150 \times \sqrt{2} = 212.1 \text{ W}$$

#### 9. (d)

The total admittance of the circuit is,

$$\begin{split} Y_T &= Y_1 + Y_2 \\ &= \left[\frac{1}{R_L + j10}\right] + \left[\frac{1}{4 - j5}\right] \\ &= \left[\frac{1}{R_L + j10} \times \frac{R_L - j10}{R_L - j10}\right] + \left[\frac{1}{4 - j5} \times \frac{4 + j5}{4 + j5}\right] \\ &= \frac{R_L - j10}{R_L^2 + 100} + \frac{4 + j5}{41} \\ &= \left[\frac{R_L}{R_L^2 + 100} + \frac{4}{41}\right] + j\left[\frac{5}{41} - \frac{10}{R_L^2 + 100}\right] \end{split}$$

At resonance, the admittance is minimum and is real. Equating the imaginary part of admittance to zero, we get

$$\frac{5}{41} = \frac{10}{R_L^2 + 100}$$
$$5R_L^2 + 500 = 410$$

 $\Rightarrow$ 

 $[f_r = Resonant frequency]$ 

$$5R_L^2 = -90$$

$$R_L^2 = -18$$

$$R_L = \sqrt{-18} = j\sqrt{18} \rightarrow \text{Not a real value}$$

There can't be any real value of resistance  $R_L$  for which the circuit is in resonance.

#### 10. (d)

Here, at resonance,

$$X_L = X_C$$

Since *L* and *C* are in series, the current through *L* is identical to the current through *C*.

Now, current through *L* (or *C*) is given by

$$I = \frac{V}{X_L} = \frac{V}{2\pi f_r L};$$

$$= \frac{V}{2\pi \left[\frac{1}{2\pi\sqrt{LC}}\right]L} = \frac{V}{\sqrt{\frac{L}{C}}}$$

 $\Longrightarrow$ 

$$I = V \sqrt{\frac{C}{L}} A$$

#### 11. (a)

Power, 
$$P = I^2R$$

$$\Rightarrow$$

$$R = \frac{P}{I^2} = \frac{250}{(1)^2} = 250 \Omega$$

For a series RLC circuit, *Q*-factor,  $Q = \frac{\omega_0 L}{R} = \frac{2\pi f_0 L}{R}$ 

$$\Rightarrow$$

$$L = \frac{QR}{2\pi f_0} = \frac{5 \times 250}{2\pi \times 1000} = 0.2 \text{ H}$$

#### 12. (c)

Given,

$$R = 10 \Omega$$

$$L = 60 \text{ mH}$$

$$\omega = 100 \text{ rad/sec}$$

$$\phi = 45^{\circ}$$

Since power factor angle is leading,  $X_C > X_L$ .

$$\tan \phi = \frac{X_C - X_L}{R}$$

Thus,

$$\tan \phi = \frac{\left(\frac{1}{\omega C}\right) - \omega L}{R}$$

$$\tan 45^{\circ} = \frac{1 - \omega^2 LC}{R\omega C} = 1$$

*:*.

$$1 - \omega^2 LC = R\omega C$$

$$1 - [100^2 \times 60 \times 10^{-3} \times C] = 10 \times 100 \times C$$

$$1 = [1000 + 600]C$$

 $\Rightarrow$ 

$$C = \frac{1}{1600} = 625 \,\mu\text{F}$$

#### 13. (c)


We need to consider the three time intervals,  $t \le 0$ ,  $0 \le t \le 2$ , and  $t \ge 2$  separately.

**For** t < 0:  $S_1$  and  $S_2$  are open, so i = 0.


Since the inductor current cannot change instantly,

$$i(0^-) = i(0^+) = i(0) = 0$$

For  $0 \le t \le 2$ :  $S_1$  is closed and  $S_2$  is open.



For  $t \ge 2$ :



#### 14. (c)

For t > 0, the characteristic equation of the system can be obtained using KVL as

$$s^2 + \frac{R}{L}s + \frac{1}{LC} = 0$$

The roots of the characteristic equation are given by

$$s = -\frac{R}{2L} \pm \sqrt{\left(\frac{R}{2L}\right)^2 - \frac{1}{LC}} = -\alpha \pm \sqrt{\alpha^2 - \omega_0^2}$$

A. 
$$R = 2 \Omega, L = \frac{1}{2} H, C = 1 F \text{ (For } t \ge 0)$$

$$\alpha = \frac{R}{2L} = \frac{2}{2 \times \frac{1}{2}} = 2$$

$$\omega_0 = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{\frac{1}{2} \times 1}} = 1.414$$

 $\alpha > \omega_0 \implies \text{Overdamped response}$ 

::

$$i(t) = A_1 e^{s_1 t} + A_2 e^{s_2 t}$$

B.  $R = 2 \Omega$ , L = 1 H, C = 1 F

$$\alpha = \frac{R}{2L} = \frac{2}{2 \times 1} = 1$$

$$\omega_0 = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{1 \times 1}} = 1$$

 $\alpha = \omega_0 \Rightarrow$  Critically damped response  $i(t) = e^{-\alpha t} (A_1 + A_2 t)$ 

*:*.

C. 
$$R = 2 \Omega$$
,  $L = 5 H$ ,  $C = 1 F$ 

$$\alpha = \frac{R}{2L} = \frac{2}{2 \times 5} = 0.2$$

$$\omega_0 = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{5 \times 1}} = 0.447$$

$$\alpha < \omega_0 \implies \text{Underdamped response}$$

$$i(t) = e^{-\alpha t} (A_1 \cos \omega_d t + A_2 \sin \omega_d t)$$

$$\omega_d = \sqrt{\omega_0^2 - \alpha^2}$$

··

where,

#### 15. (b)


For t < 0, the circuit is source free R-L circuit.

$$\Rightarrow$$

$$i_{\tau}(0^{-}) = 0 \text{ A}$$

#### For $t \ge 0$ :

Since the inductor doesn't allow sudden change in current,  $i_L(0^-) = i_L(0^+) = 0$  A.



The inductor current is,

$$i_L(t)=i_L(\infty)+[i_L(0^+)-i_L(\infty)]e^{-t/\tau} \qquad ...(i)$$
 Time constant,  $\tau=\frac{L}{R}=\frac{1}{10}$ 

At steady state, inductor acts as short circuit. Thus,

$$i_L(\infty) = \frac{10}{10} = 1 \,\mathrm{A}$$

:. From equation (i),

$$i_L(t) = 1 + [0 - 1]e^{-t/(1/10)} = 1 - e^{-10t}$$
 A

$$v_{L}(t) = \frac{Ldi_{L}(t)}{dt} = (1) \times \frac{d}{dt} (1 - e^{-10t}) = -(-10)e^{-10t} = 10e^{-10t} \text{ V}$$

$$v_{R}(t) = 10 \times i_{L}(t) = 10(1 - e^{-10t}) \text{ V}$$

$$v_{R}(t) = v_{L}(t),$$

$$10(1 - e^{-10t}) = 10e^{-10t}$$

$$1 - e^{-10t} = e^{-10t}$$

$$\frac{1}{2} = e^{-10t}$$

$$\Rightarrow \qquad t = -0.1 \ln\left(\frac{1}{2}\right)$$

- 16. (c)
- 17.

At  $t = 0^-$ , the network has attained steady-state condition. Hence, the capacitor acts as an open circuit.

$$\Rightarrow V_{c_1}(0^-) = V_0$$

$$At t = 0^+:$$


$$v_c(0^+) = 0$$

$$i(0^+) = \frac{V_0}{R_1}$$

$$V_0 \stackrel{!}{=} V_0$$

#### For $t \ge 0$ :

The s-domain equivalent of the given circuit can be drawn as below,



Apply KVL around the loop,

$$-\frac{V_0}{s} + \left(\frac{1}{sC_1} + R_1 + \frac{1}{sC_2}\right)I(s) = 0$$

$$I(s) = \frac{\left(\frac{V_0}{s}\right)}{\left(\frac{1}{sC_1} + R_1 + \frac{1}{sC_2}\right)} = \frac{V_0}{s} \left[\frac{1}{\frac{R_1}{s}\left(s + \frac{1}{R_1}\left(\frac{1}{C_1} + \frac{1}{C_2}\right)\right)}\right]$$


$$I(s) = \frac{V_0}{R_1} \left[\frac{1}{s + \frac{1}{R_1}\left(\frac{1}{C_1} + \frac{1}{C_2}\right)}\right]$$

Take inverse Laplace transform on both sides,

$$i(t) = \frac{V_0}{R_1} e^{-\frac{1}{R_1} \left(\frac{1}{C_1} + \frac{1}{C_2}\right)^t}; t \ge 0$$

18. (d)

The s-domain equivalent of the given circuit is,



$$V_L(s) = \frac{8\left(\frac{s}{2}\right)}{5 + \left(\frac{s}{2}\right)} = \frac{\frac{8}{2} \times s}{\frac{1}{2}(s+10)} = \frac{8s}{(s+10)}$$

 $\Rightarrow$ 

$$V_L(s) = 8 \left[ \frac{s + 10 - 10}{s + 10} \right] = 8 \left[ 1 - \frac{10}{s + 10} \right]$$


Taking inverse Laplace transform on both sides,

$$v_{\tau}(t) = 8[\delta(t) - 10e^{-10t}]; \quad t \ge 0$$

19. (b)

As per maximum power transfer theorem, the maximum power will be transferred to  $r_L$  when  $r_L = R_{\rm Th}$ .

To find  $R_{Th}$ : Let  $r_L'$  be replaced by a dc voltage source  $v_{dc}$  while the source  $V_s$  is deactivated.



Apply KVL to input loop,

$$i_b r_1 + h_{rc} v_{dc} = 0$$

$$i_c = \frac{-h_{rc} v_{dc}}{2}$$

 $\Rightarrow$ 

$$i_{dc} = \frac{v_{dc}}{r_e} + h_{fc} i_b$$

$$\Rightarrow i_{dc} = \frac{v_{dc}}{r_e} + h_{fc} \left( \frac{-h_{rc}v_{dc}}{r_1} \right)$$

$$= v_{dc} \left[ \frac{1}{r_e} - \frac{h_{fc}h_{rc}}{r_1} \right]$$

$$\Rightarrow R_{th} = \frac{v_{dc}}{i_{dc}} = \frac{1}{\left[ \frac{1}{r_e} - \frac{h_{fc}h_{rc}}{r_1} \right]} = r_L \quad \text{(for maximum power transfer)}$$

20. (d)

In AC circuits, for maximum power transfer,


- $Z_L = Z_{th}^*$ ; if the impedance has variable reactive component. Thus, for circuit A,  $Z_l = Z_s^*$  and for circuit D,  $X_l X_s$ .
- $Z_L = |Z_{th}|$ ; if the impedance has only variable resistive component.

Thus, for circuit C, 
$$R_l = \sqrt{R_s^2 + (X_s + X_l)^2}$$

and for circuit *B*, 
$$R_l = |Z_s| = \sqrt{R_s^2 + X_s^2}$$

21. (b)

To find the Thevenin's voltage  $V_{\rm th'}$  remove 1  $\Omega$  resistor and find the open circuit voltage across it.



Apply KCL at node (1),

$$-2 + \frac{V_1}{2} + 1 = 0$$

$$\frac{V_1}{2} = 2 - 1$$

$$V_1 = 2 \text{ V}$$

 $\Rightarrow$ 

 $\Longrightarrow$ 

:.

Apply KCL at node (2),

$$-1 + \frac{V_2}{4} + \frac{V_2}{5} = 0$$

$$V_2 = \left(\frac{1}{\frac{9}{20}}\right) = \frac{20}{9} V$$

$$V_{\text{Th}} = V_{OC} = V_1 - V_2 = 2 - \frac{20}{9} = \frac{18 - 20}{9} = \frac{-2}{9} V$$



#### 22. (b)


Using Millman's theorem,

$$V = \frac{V_1 G_1 + V_2 G_2 + V_3 G_3}{G_1 + G_2 + G_3}$$

Here,  $V_1$  = -4 V,  $V_2$  = -2 V and  $V_3$  = 10 V. Thus,


$$V = \frac{-4 \times \frac{1}{4} - 2 \times \frac{1}{4} + 10 \times \frac{1}{4}}{\frac{1}{4} + \frac{1}{4} + \frac{1}{4}} = \frac{-1 - \frac{1}{2} + \frac{5}{2}}{\frac{3}{4}} = \frac{4}{3} V$$

$$R = \frac{1}{G} = \frac{1}{G_1 + G_2 + G_3} = \frac{1}{\frac{1}{4} + \frac{1}{4} + \frac{1}{4}} = \frac{4}{3} \Omega$$



Millman's equivalent

#### 23. (d)



$$I = \frac{24}{3+5} = 3 \text{ A}$$

$$V = I \times 5 = 3 \times 5 = 15 \text{ V}$$

Substitution theorem, in its simplest form tells that for branch equivalence, the terminal voltage and current must be same.

For option (d), the voltage across x-y is not equal to 15 V. Hence, option (d) is the correct answer.

#### 24. (d)

 $\Rightarrow$ 

- **A. Series-Parallel Connection:** The resultant *h*-parameter matrix is the sum of *h*-parameter matrices of each individual two-port networks.
- **B. Parallel-Series Connection:** The resultant *g*-parameter matrix is the sum of *g*-parameter matrices of each individual two-port networks.
- **C. Parallel Connection:** The resultant *y*-parameter matrix for parallel connected networks is the sum of *y* matrices of each individual two-port networks.
- **D. Series Connection:** The resultant *z*-parameter matrix for the series-connected networks is the sum of *z* matrices of each individual two-port networks.

#### 25. (d)

Time domain analysis becomes complex when the system has special input functions and more inductors and capacitors.

#### 26. (b)

The transmission parameters are called, specifically,

A = Open-circuit voltage ratio.

*B* = Negative short-circuit transfer impedance.

C = Open-circuit transfer admittance.

D = Negative short-circuit current ratio.

We have, 
$$B = \frac{\Delta z}{z_{21}}$$

$$\begin{bmatrix} z_{11} & z_{12} \\ z_{21} & z_{22} \end{bmatrix} = \begin{bmatrix} 6 & 4 \\ 4 & 6 \end{bmatrix} \implies \Delta_z = \begin{vmatrix} 6 & 4 \\ 4 & 6 \end{vmatrix} = 36 - 16 = 20$$

$$\Rightarrow B = \frac{20}{4} = 5 \Omega$$

#### 27. (c)

" $y_{22}$ " is called short-circuit output admittance given as,

$$y_{22} = \frac{I_2}{V_2}\Big|_{V_1 = 0}$$

$$V_1 = 0$$

$$i_0 \ge 3 \Omega$$

$$2\Omega$$

$$V_2 = 0$$

$$V_3 = 0$$

$$V_4 = 0$$

Due to short-circuit, " $i_0$ " becomes zero, thus the dependent source can be open circuited. The simplified circuit is,

$$y_{22} = \frac{I_2}{V_2} = \frac{1}{6+2} = \frac{1}{8} = 0.125S$$

 $\ddot{\cdot}$ 

#### 28. (c)

In a complete graph, every pair of distinct vertices is connected by a unique edge. The exact number of edges required to make a graph complete with 'n' nodes are  ${}^{n}C_{2} = \frac{n(n-1)}{2}$ . The given graph has '5' nodes.

 $\Rightarrow$  Number of edges in complete graph =  $\frac{n(n-1)}{2} = \frac{5(5-1)}{2} = 10$ 

29. (d)

The tree is a connected sub-graph of the given graph, which contains all the nodes of the graph. However, there should not be any loop in the sub-graph. Thus, if a network has 'n' nodes, there are (n-1) branches in the tree and there exists only one path between any pair of nodes. Therefore, all the given statements are correct.

30. (b)

The transpose of the given matrix is given by,

$$[A^T] = \begin{bmatrix} -1 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & -1 \\ 0 & -1 & 1 \end{bmatrix}$$

The number of possible trees is,


$$T = \text{Det}\{[A] \cdot [A^T]\}$$

$$= \, Det \left\{ \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & -1 \\ 1 & 0 & 0 & -1 & 1 \end{bmatrix} \cdot \begin{bmatrix} -1 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & -1 \\ 0 & -1 & 1 \end{bmatrix} \right\}$$

$$= Det \begin{bmatrix} 2 & 0 & -1 \\ 0 & 2 & -1 \\ -1 & -1 & 3 \end{bmatrix}$$

31. (d)

By considering branch 'b' as tree, there are two fundamental loops  $\{a, b\}$  and  $\{b, c\}$ 




where,  $i_1$  and  $i_2$  are fundamental loop currents (orientation is governed by the link in it). The tie-set matrix is,

$$[B] = \begin{bmatrix} a & b & c \\ i_1 \begin{bmatrix} 1 & 1 & 0 \\ 0 & -1 & 1 \end{bmatrix}_{2 \times 3}$$

Test 2

#### 32. (a)



Applying KVL to mesh-1,

Applying KVL to mesh-2,

$$(-j6 + 6 + j4 + j10)I_2 + j3I_1 = 0$$

$$I_2 = \frac{-j3I_1}{6+j8}$$
 ...(ii)

Substituting equation (ii) in (i),

$$-v_s + (4+j8)I_1 + j3\left[\frac{-j3I_1}{6+j8}\right] = 0$$

$$I_1\left[4+j8+\frac{9}{6+j8}\right] = v_s$$

$$Z_{\text{in}} = \frac{v_s}{I_1} = \left[4+j8+\frac{9}{6+j8}\right] = \frac{(4+j8)(6+j8)+9}{(6+j8)}$$

$$Z_{\text{in}} = \frac{24+32j+48j-64+9}{6+j8} = \left[\frac{-31+j80}{6+j8}\right]\Omega$$

#### 33. (c)

:.

 $A \rightarrow$  Mutually adding – coils in parallel.

 $B \to \text{Mutually opposing - coils in parallel}$ .

 $C \rightarrow$  Mutually opposing – coils in series.

 $D \rightarrow$  Mutually adding – coils in series.

For coils in series,

$$L_{eq} = L_1 + L_2 \pm 2M$$

(+ for series aiding connection and - for series opposing connection)

For coils in parallel,

$$L_{\rm eq} = \frac{L_1 L_2 - M^2}{L_1 + L_2 \pm 2M}$$

(- for parallel aiding connection and + for parallel opposing connection)

#### 34.

Tie set matrix gives the relation between the tie set currents and branch currents. Thus, the order of  $B_f$  is  $(b - n + 1) \times b$  and it's rank is (b - n + 1). Further, the submatrix corresponding to twigs  $(B_t)$ is not an identity matrix and the submatrix corresponding to links  $(B_i)$  is a identity matrix of order (b - n + 1).

35. (a)

$$v_L(t) = \frac{Ldi_L(t)}{dt}$$

If 
$$i_I(t) = u(t) \implies v_I(t) = L\delta(t)$$

which is a sudden spike and not acceptable.


$$i_c(t) = \frac{Cdv_c(t)}{dt}$$

If 
$$v_c(t) = u(t) \implies i_c(t) = C\delta(t)$$

which is a sudden spike and not acceptable.

36. (b)

Under parallel resonance condition, the net admittance is minimum so current is also minimum, hence it acts as "rejector circuit". Thus, this phenomenon can be used in the design of band stop or band rejection filter.



At parallel resonant frequency, the currents through L' and L' and L' components are Q-times the supply current. Hence, this circuit is considered as "current amplification circuit".

37. (a)

The above two-port parameters provide a measure of how a circuit transmits voltage and current from a source to a load. These parameters are useful in the analysis of transmission lines (such as cable and fiber) because they express sending-end variables ( $V_1$  and  $I_1$ ) in terms of the receiving-end variables ( $V_2$  and  $-I_2$ ). For this reason, these parameters are called transmission parameters, and are also known as ABCD parameters. These parameters are used in the design of telephone systems, microwave networks, and radars.


38. (a)

Inductors are used to store energy in the form of magnetic field when an electric current is passed through it. In inductor, once we give input, it should be continuous in order to flow current continuously. Hence, compare to inductor, capacitor is used as memory element because it retains the charged voltage upto some extent of time.

Test 2

## Section B : Digital Circuits

#### 39. (d)



$$0 = \overline{BC}$$

$$0 \text{ output } Y = \overline{ABC} + \overline{BC} = \overline{ABC} \cdot \overline{BC}$$

$$= (\overline{A} + \overline{B} + \overline{C}) \cdot (B + \overline{C})$$


$$= \overline{AB} + \overline{AC} + \overline{BB} + \overline{BC} + B\overline{C} + \overline{C}$$

$$= \overline{AB} + \overline{C}(\overline{A} + \overline{B} + B + \overline{B})$$

$$Y = \overline{C} + \overline{AB}$$

#### 40. (d)

Redrawing the given K-map in the correct order,



$$F = \overline{B}D + \overline{A}\overline{B}C + \overline{A}CD + AB\overline{D}$$

#### 41. (a)

*:*.

To avoid glitches in the output, in the master-slave D flip flop, the master latch captures the input data on one edge of the clock (i.e. the positive edge), and the slave latch transfers that data to the output on the opposite edge (i.e. the negative edge). Hence, it works as a negative edge triggered D flip-flop. Therefore, statements 1 and 2 are correct.

#### 42. (d)


Given, 
$$F = A\overline{B}C\overline{D} + \overline{A}BC\overline{D} + A\overline{B}\overline{C}D + \overline{A}B\overline{C}D$$

$$= A\overline{B}[C\overline{D} + \overline{C}D] + \overline{A}B[C\overline{D} + \overline{C}D]$$

$$= [A\overline{B} + \overline{A}B][C\overline{D} + \overline{C}D]$$

$$= (A \oplus B)(C \oplus D)$$

$$= \overline{(A \odot B) + (C \odot D)}$$




43. (a)

$$Y = \overline{S}_1 \overline{S}_0 I_0 + \overline{S}_1 S_0 I_1 + S_1 \overline{S}_0 I_2 + S_1 S_0 I_3$$
  

$$Y = \overline{A} \overline{B} C + \overline{A} B D + A \overline{B} \overline{C} + A B (\overline{CD})$$
  

$$Y = \overline{A} \overline{B} C + \overline{A} B D + A \overline{B} \overline{C} + A B \overline{C} + A B \overline{D}$$

By using 4-Variable K-map:



Output 
$$Y = A\overline{C} + AB\overline{D} + \overline{A}BD + \overline{A}\overline{B}C$$

44. (d)

$$F = \overline{A(B+C) + (C+D)(B+E)}$$

$$= \overline{AB+AC+BC+CE+BD+DE}$$

$$F = \overline{B(A+D) + C(A+B+E) + DE}$$

45. (b)

Clk		Inp	uts		Out	puts
	$J_0$	$K_0$	$J_1$	$K_1$	$Q_0$	$Q_1$
_	1	1	0	1	0	0
1	1	1	1	1	1	0
2	0	1	0	1	0	1
3	1	1	0	1	0	0
4	1	1	1	1	1	0

Hence, the counter counts in the sequence  $00 \rightarrow 10 \rightarrow 01$ .

If 
$$Q_1Q_0 = 11$$
, then  $J_0 = 0$ ,  $J_1 = 1$ 

After applying clock pulse,

output, 
$$Q_0 = 0$$
;  $Q_1 = 0$ 

So, option (b) is correct.

## MADE EASY

#### 46. (d)

The given circuit *A* is a 1-bit comparator circuit.

$\boldsymbol{X}$	Y	Outputs	X < Y	X > Y	X = Y
0	0	$Y_0$	0	0	1
0	1	$Y_1$	1	0	0
1	0	$Y_2$	0	1	0
1	1	$Y_3$	0	0	1

Since the output of logic gate is 1 , whenever X = Y i.e. either  $Y_0 = 1$  or  $Y_1 = 1$ . Thus, the logic gate is an OR Gate. We have,

$$S = \overline{X}\overline{Y} + XY = X \odot Y$$

 $\therefore$  Output of 2 × 1 MUX,

$$\begin{split} F &= \overline{S}\,I_0 + S\,I_1 \\ &= (\overline{X\odot Y})X\overline{Y} + (X\odot Y)\cdot 1 \\ &= (\overline{X}Y + X\overline{Y})X\overline{Y} + \overline{X}\overline{Y} + XY \\ &= X\overline{Y} + \overline{X}\overline{Y} + XY \\ &= X + \overline{X}\overline{Y} \\ &= X + \overline{Y} \end{split}$$

## $\ddot{\cdot}$

#### 47. (b)

Given, clock frequency,  $f_{\rm clk} = 10$  MHz,

The cascade counter is MOD-4000 counter.

$$\therefore \qquad \text{output lowest frequency, } f_{0L} = \frac{f_{clk}}{4000}$$

$$f_{0L} = \frac{10 \times 10^6}{4000} = 2.5 \text{ kHz}$$

## 48. (b)

The truth table for above functionality,


$$Y = \overline{A}\overline{B} + A\overline{B} + AB = \overline{B} + AB = A + \overline{B}$$

## 49. (a)


TTL logic family has leakage current in the HIGH state and has assymmetric output drive; they can sink much more current in the low state than they can source in the high state.

## 50. (b)

A latch is a bistable multivibrator with two stable states. Active-low input SR latch uses NAND gates. Here, when the *S* input is active low, the latch is set and when *R* input is active low, the latch is reset.



Active high input SR latch uses NOR gates. Here, when the *S* input is active high, the latch is set and when *R* input is active high, the latch is reset.




The regenerative feedback is the characteristic of all latches and flip-flops i.e. the outputs are fed back into the inputs.

#### 51. (c)

State-Table of the given sequential circuit can be written as below,

$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3^{\dagger}$	$Q_2^+$	$Q_1^{\dagger}$	$Q_0^{+}$	$D_2 = Q_2^+$
0	0	1	1	0	1	0	0	1
0	1	0	0	0	1	0	1	1
0	1	0	1	0	1	1	0	1
0	1	1	0	0	1	1	1	1
0	1	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	1	1	0	1	0	0
1	0	1	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1
1	1	0	0	0	0	1	1	0

By using 4-variable K-map:



$$\begin{split} D_2 &= \ \overline{Q}_2 Q_1 Q_0 + \overline{Q}_3 Q_2 \overline{Q}_0 + \overline{Q}_3 Q_2 \overline{Q}_1 \\ &= \ \overline{Q}_3 Q_2 (\overline{Q}_0 + \overline{Q}_1) + \overline{Q}_2 Q_1 Q_0 \end{split}$$

#### 52. (d)

 $A = \overline{S}_0 I_0 + S_0 I_1$ We have,  $I_0 = Y; I_1 = 0$ where,  $A = \overline{0}Y + 0 \cdot 0$ *:*. A = Y $B = \overline{S}_1 I_0 + S_1 I_1$ We have,  $= \overline{0} \cdot X + 0 \cdot 0$ 

B = X*:*.

#### 53. (a)


Truth table:

**MADE EASY** 

$C_{in}$	A	В	S	$C_{ou}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\therefore C_{\text{out}} = AB + C_{in}B + AC_{in}$$

#### 54. (c)



The output of NAND Gate is zero when all the inputs are at logic '1'.

t

$$A_3 A_2 A_1 A_0 = 0111$$


## 55. (d)

Inputs to flip flops, 
$$J_2 = \overline{Q}_0$$
;  $J_1 = Q_2$ ;  $J_0 = Q_1$ ;  $K_2 = Q_0$ ;  $K_1 = \overline{Q}_1$ ;  $K_0 = \overline{Q}_2$ 

	nitia State				Inp	uts				Next	
$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$	$Q_2^+$	$Q_1^{\dagger}$	$Q_0^{\scriptscriptstyle +}$
0	0	0	1	0	0	1	0	1	1	0	0
1	0	0	1	0	1	1	0	0	1	1	0
1	1	0	1	0	1	0	1	0	1	1	1
1	1	1	0	1	1	0	1	0	0	1	1

#### 56. (b)

The given circuit can be modified as,



where

$$Y = \overline{S}I_0 + SI_1 = \overline{S}A + S(1)$$
  
$$S = X' = A\overline{C} + BC$$

$$Y = \overline{A\overline{C} + BC}(A) + (A\overline{C} + BC)$$

$$= \left\lceil \overline{A\overline{C}} \cdot \overline{BC} \right\rceil A + A\overline{C} + BC$$

$$= (\overline{A} + C)(\overline{B} + \overline{C})A + A\overline{C} + BC$$

$$= (\overline{A}\overline{B} + \overline{A}\overline{C} + \overline{B}C)A + A\overline{C} + BC$$

$$= A\overline{B}C + A\overline{C} + BC$$

$$= C(A\overline{B} + B) + A\overline{C} = C(A + B) + A\overline{C}$$

$$Y = A(C + \overline{C}) + BC = A + BC$$

#### 57. (d)

$$V_a = V_R \cdot \frac{N}{2^n}$$

where N: decimal equivalent of digital output; n = number of bits

$$\therefore \qquad 2.25 = 4 \times \frac{N}{2^4}$$

$$N = \frac{2.25 \times 2^4}{4} = 9$$

$$N = (1001)_2$$

#### 58. (d)

Given, 8-bit DAC

$$\mbox{digital input} = (00110010)_2 = 50_{10} \\ \mbox{For a DAC,} \qquad \mbox{output } V_0 = \mbox{Resolution} \times (\mbox{Decimal equivalent of input}) \\ 1.0 = \mbox{Resolution} \times 50 \\ \mbox{}$$

$$1.0 = \text{Resolution} \times 5$$

$$R = \frac{1.0}{50} = 20 \text{ mV}$$

The largest output value occurs for digital input of  $111111111_2 = 255_{10}$ 

$$V_{\text{out}} = R \times (255)_{10} = 20 \times 10^{-3} \times 255 = 5.10 \text{ V}$$

#### 59. (b)

For T = 0, the propagation delay is

$$t_{pd}(MUX-1) + t_{pd}(MUX-2) = 1 \text{ ns} + 1 \text{ ns}$$
  
= 2 ns delay

for T = 1, the path followed is

$$t_{pd}({\rm inv}) + t_{pd}({\rm MUX-1}) + t_{pd}({\rm MUX-2}) + t_{pd}({\rm inv}) = 0.5 + 1 \; {\rm ns} + 0.5 \; {\rm ns} + 1 \; {\rm ns} = 3 \; {\rm ns}$$

:. maximum propagation delay = 3 nsec

#### 60. (c)

The truth table of the full subtractor is as below,

A	В	$B_{in}$	Difference	Borrow ( $B_{\text{out}}$ )
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

The inputs of MUX can be obtained as,

Select Lines (AB)	Borrow $(B_{\text{out}})$	Input Lines
00	$B_{in}$	$I_0 = B_{\rm in}$
01	1	$I_1 = 1$
10	0	$I_2 = 0$
11	$B_{in}$	$I_3 = B_{in}$

Hence, option (c) is correct.

#### 61. (d)

Here, ∴

output function, 
$$F = \overline{A}\overline{B}I_0 + \overline{A}BI_1 + A\overline{B}I_2 + ABI_3$$
  
 $I_0 = 0; I_1 = 0, I_2 = 0; I_3 = 1$   
 $F = AB$ 

## 62. (c)

Given, 5-bit DAC,

$$V_{\text{out}}$$
 = 0.2 V for input 00001.

which is equivalent to as the weight of the LSB.

Thus, the weights of the other bits must be, +0.4 V, +0.8 V, +1.6 V and +3.2 V For digital input 11011, the value of  $V_{\rm out}$  will be 3.2 V + 1.6 V + 0.4 V + 0.2 V

$$= 5.4 \text{ V}$$

## 63. (a)

Given,

$$Y = 1$$

$$S = 0$$

*:*.

$$Y = \overline{S} \cdot I_0 + SI_1$$

Initially, Y = 1. For S = 0;  $I_0 = 1$ ;  $I_1 = 0$ . Thus,

$$Y = \overline{0}.1 + 0.1 = 1$$


Thus, the output remains constant at 1.

#### 64. (a)

$$\therefore$$
 After 3<sup>rd</sup> clock cycle,  $Q_D$   $Q_{IK} = 01$ 

#### 65. (a)

A 3-bit Johnson counter with initial state 010 is shown below,



The counting sequence of the counter is  $2 \rightarrow 5 \rightarrow 2 \rightarrow 5 \rightarrow 2$ 

#### 66. (a)

Let f'(X, Y) be the output of pull down logic,

$$f'(X, Y) = \overline{XY + \overline{X}\overline{Y}}$$

$$f(X, Y) = \overline{\overline{XY + \overline{X}\overline{Y}}} = XY + \overline{X}\overline{Y}$$

Hence, the circuit implements XNOR Gate.

#### 67. (c)

 $F = \Sigma m(0, 1, 5, 7, 12, 13, 15)$ 

∴ 68. (a)

The truth table for the circuit can be drawn as below:

X Y Z

0 0 pnp is ON (closed switch) and diode of OFF

0 1 0 pnp is ON and diode is ON


1 0 1 pnp is OFF (open switch) and diode is OFF

1 1 pnp is OFF and diode is ON

$$\therefore Z = X\overline{Y} + XY = X$$

69. (c)

By redrawing the given circuit,



We know that, for nMOSFET,  $I_D \propto \frac{W}{L}$  [for same  $V_{GS}$ ]

We have,  $V_{GS}(M_1) = V_{GS}(M_2)$ , thus  $I_1 = \frac{\left(\frac{W}{L} = 10\right)}{\left(\frac{W}{L} = 1\right)} \times 1 \text{ mA} = 10 \text{ mA}$ 

Considering  $M_3$  and  $M_{4'}$   $I' = I_1 \times \frac{5}{6} = 10 \text{ mA} \times \frac{5}{6} = 8.33 \text{ mA}$ 

70. (b)

For adding 16-bit numbers,

At LSB, Half adder is used and for remaining 15-bits, 15 full-adders are used.

:. To add 16-bit numbers, 1 half-adder and 15 full-adders are required.

71. (a)

$$(74)_x = (35)_y$$
  
 $7x + 4 = 3y + 5$   
 $7x - 3y = 1$ 

 $\Rightarrow$ 

The bases x = 4 and y = 9 satisfy the above relation,

$$7 \times 4 - 3 \times 9 = 28 - 27 = 1$$

72. (d)

Given Boolean expression,

$$[z' + wx' + w'y + wy'z + w'y'z]'$$

$$= [z' + wx' + w'y + wy'z + w'y'z]$$

$$= [z' + wx' + w'y + y'z(w + w')]'$$

$$= [z' + wx' + w'y + y'z]'$$

$$= [z' + wx' + w'y + y'z]'$$

$$= [(z' + y'z) + wx' + w'y]'$$

$$= [z' + (y' + w'y) + wx']'$$

$$= [z' + y' + w' + wx']'$$

$$= [z' + y' + x' + w']'$$

$$= [(wxyz)']' = wxyz$$

73. (d)

$$f = y(\overline{x} + z) = \overline{x}y + yz$$

$x^{yz}$	00	01	11	10
0			1	1
1			1	

Thus,

$$f = \Sigma m(2, 3, 7)$$

## **MADE EASY**

**74.** (b)

Given, 
$$(0.1010)_2 = (0.6x5y)_{10}$$

$$(0.1010)_2 = 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4}$$

$$= 0.5 + 0 + 0.125 + 0$$

$$= (0.6250)_{10}$$

$$= (0.6x5y)_{10}$$
On comparing, 
$$x = 2; y = 0$$

$$\therefore \qquad x + y = 2 + 0 = 2$$

75. (a)

> Fan-out defines the maximum number of logic inputs that a single output of a logic gate can drive reliably.

> > CCCC